objective ? 2000 california micro devices corp. all rights reserved. 4/00 215 topaz street, milpitas, california 95035 tel: (408) 263-3214 fax: (408) 263-7846 www.calmicro.com 1 california micro devices pacrambus-1 high performance rambus? termination network for rimm? connector features ? 2 chip solution for all rambus? load terminations, in 20-pin qsop narrow package ? 14 terminations in a single package ? 1% absolute tolerance 28 ohms terminations across temperature range ? center ground pin placement reduces ground bounce and eases board layout ? very low cross-talk ? saves board space and reduces assembly cost product description the direct rambus? memory interface transfers data at both edges of a 400mhz clock resulting in an 800mhz transfer rate. the rambus? channel uses a memory controller on one end of the bus, terminations at the other end, and the rimm? modules in between. the rambus? channel contains control signals and data bus lines that must be terminated in order to prevent any reflections. california micro devices? pac? rambus-1 integrates fourteen 28-ohm resistors specified at 1% absolute tolerance across the commercial temperature range. this termination network provides high performance, high reliability, and low cost through manufacturing efficiency. the termination resistor elements are fabricated using state-of-the-art thin film manufacturing. this integrated solution is silic on- based and has the same reliability characteristics as any of today?s microprocessor products. the thin film resistors have ver y high stability over temperature, over applied voltage, and over life. in addition, the qsop industry standard packaging is eas y to handle in manufacturing and yields a high reliability similar to other semiconductor components. applications ? rambus? memory system c0470199 schematic ( r w w w w w ) e d o c 8 20 8 2 s n o i t a c i f i c e p s d r a d n a t s ) r ( r o t s i s e rs m h o 8 2 ) c 0 7 o t 0 ( ) r ( e c n a r e l o t e t u l o s b a% 1 r c tm p p 0 5 1 e g n a r e r u t a r e p m e t g n i t a r e p oc 0 7 o t c 0 r o t s i s e r / g n i t a r r e w o pw m 0 4 ) c 0 7 ( g n i t a r r e w o p e g a k c a p x a mw 0 0 . 1 k l a t s s o r cd b t
objective ?2000 california micro devices corp. all rights reserved. 4/00 215 topaz street, milpitas, california 95035 tel: (408) 263-3214 fax: (408) 263-7846 www.calmicro.com 2 california micro devices pacrambus-1 the following lines must be terminated: ? dqa[8:0]: data bus a, ? dqb[8:0]: data bus b, ? cfm, cfmn: clock from master (positive and negative polarity), ? row[2:0]: row bus, ? col[4:0]: column bus. recommended layout (pac ram-280) for rambus rimm? connector n o i t a m r o f n i g n i r e d r o t r a p d r a d n a t s e g a k c a p r e b m u n t r a p g n i r e d r o s n i pe l y t ss e b u tl e e r & e p a tg n i k r a m t r a p 0 2w o r r a n p o s qt / 1 - s u b m a r c a pr / 1 - s u b m a r c a p1 - s u b m a r c a p
objective ? 2000 california micro devices corp. all rights reserved. 4/00 215 topaz street, milpitas, california 95035 tel: (408) 263-3214 fax: (408) 263-7846 www.calmicro.com 3 california micro devices pacrambus-1 e d c b e l h h 1 a a 1 camd qsop - top view s n o i t a c i f i c e p s l a c i n a h c e m g n i t a l p d a e ld a e l - n i t l a i r e t a m d a e ly o l l a r e p p o c y t i r a n a l p o c d a e l) m m 2 0 1 . 0 ( " 4 0 0 . 0 l a i r e t a m e t a r t s b u sn o c i l i s l a i r e t a m y d o by x o p e d e d l o m y t i l i b a m m a l f0 - v 4 9 l u n o i t a m r o f n i & n o i t a p i s s i d r e w o p , s n o i s n e m i d e g a k c a p e g a k c a pp o s q # s n i p0 2 m ms e h c n i n i mx a mn i mx a m a 5 3 . 15 7 . 13 5 0 . 09 6 0 . 0 a 1 0 1 . 05 2 . 04 0 0 . 00 1 0 . 0 b 0 2 . 00 3 . 08 0 0 . 02 1 0 . 0 c 8 1 . 05 2 . 07 0 0 . 00 1 0 . 0 d 6 5 . 83 7 . 87 3 3 . 04 4 3 . 0 e 1 8 . 38 9 . 30 5 1 . 07 5 1 . 0 e c s b 4 6 . 0c s b 5 2 0 . 0 h 9 7 . 59 1 . 68 2 2 . 04 4 2 . 0 l 0 4 . 07 2 . 16 1 0 . 00 5 0 . 0 p d c 0 7 @w 0 0 . 1 e b u t / #s c p 6 5 l e e r & e p a t / # s c p 0 0 5 , 2 power derating curve
|
